

1/22




FIG.\_1A





FIG.\_1B

h)/+

2/22








FIG.\_3A











FIG.\_6



701~ -705 CACHE BUFFER -33 **~703** DATA DATA 713 717 715 HOST **FLASH** MEMORY MEMORY INTERFACE 709-**ADDR** FILE TAG AND TIME STAMP MEMORY TIMING/ **ARRAY** CONTROL -711 **TIMERS** FIG.\_8

FIG.\_7








FIG.\_11




FIG.\_12








FIG.\_13












FIG.\_17A

+





FIG.\_17B

4






FIG.\_18






FIG.\_19

4



LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS, RELATIVE TO THE LOCAL REF. CELLS, READ THE ADDRESSED CELLS

FIG.\_20B






FIG.\_21D

\_

17/22






FIG.\_21B





READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG.\_22




FIG.\_23

-




FIG.\_24




FIG.\_25

+

	SELECTED CONTROL GATE V <sub>CG</sub>	DRAIN V <sub>D</sub>	50URCE V5	ERASE GATE V <sub>EG</sub>
READ	VPG	V <sub>REF</sub>	V55	٧ <sub>E</sub>
PROGRAM	VPG	V <sub>PP</sub>	V <sub>55</sub>	V <sub>E</sub>
PROGRAM VERIFY	VPG	V <sub>REF</sub>	V <sub>55</sub>	V <sub>E</sub>
ERASE ERASE VERIFY	V <sub>PG</sub>	V <sub>REF</sub> V <sub>REF</sub>	V <sub>55</sub> Y55	V <sub>E</sub>

TABLE 1

## FIG.\_26

(TYPICAL) VALUES)	READ	PROGRAM	PROGRAM VERIFY	ERA5E	ERASE VERIFY
VPG	Vcc	127	V <sub>CC</sub> +&V	V <sub>CC</sub>	V <sub>CC</sub> -SV
Vcc	54	5٧	5V	5 <b>V</b>	<i>5</i> ∨
VPD	V55	87	8V	V55	V55
VE	V55	V45	144	20V	V55
UNSELECTED CONTROL GATE	V55	V55	V55	V55	V55
UNSELECTED BIT LINE	V <sub>REF</sub>	VREF	VREF	VREF	VREF

V<sub>55</sub>=0V, V<sub>REF</sub>=1.5V, SV=0.5V-1V

TABLE 2

FIG.\_27